Description

The HR4985 is a complete microstepping motor driver with built-in translator for easy operation. It is designed to operate bipolar stepper motors in full,1/2,1/4,and 1/8 step modes, with an output drive capacity of up to 35 V and ± 1 A. The HR4985 includes a fixed off-time current regulator which has the ability to operate in Slow or Mixed decay modes.

The translator is the key to the easy implementation of the HR4988. Simply inputting one pulse on the STEP input drives the motor one microstep. There are no phase sequence tables, high frequency control lines, or complex interfaces to program. The HR4985 interface is an ideal fit for applications where a complex microprocessor is unavailable or is overburdened.

During stepping operation, the chopping control in the HR4985 automatically selects the current decay mode, Slow or Mixed. In Mixed decay mode, the device is set initially to a fast decay for a proportion of the fixed off-time, then to a slow decay for the remainder of the off-time. Mixed decay current control results in reduced audible motor noise, increased step accuracy, and reduced power dissipation.

Internal synchronous rectification control circuitry is provided to improve power dissipation during PWM operation. Internal circuit protection includes: thermal shutdown with hysteresis, undervoltage lockout (UVLO), and crossover-current protection. Special power-on sequencing is not required.

The HR4985 is supplied in a surface mount QFN package (ES), $4\text{mm} \times 4\text{mm}$, with a nominal overall package height of 0.75 mm and an exposed pad for enhanced thermal dissipation. It is lead (Pb) free (suffix –T), with 100% matte tin plated leadframes.

Features and Benefits

- Low RDS(ON) outputs
- Automatic current decay mode detection/selection
- Mixed and Slow current decay modes
- Synchronous rectification for low power dissipation
- Internal UVLO
- Crossover-current protection
- 3.3 and 5 V compatible logic supply
- Thermal shutdown circuitry
- Short-to-ground protection
- Shorted load protection
- Four selectable step modes: full, 1/2, 1/4, 1/8

Package

24-contact QFN with exposed thermal pad $4 \text{ mm} \times 4 \text{ mm} \times 0.75 \text{ mm}$



Selection Guide

Part Number	Package
HR4985SQ	QFN24 with exposed thermal pad





Typical Application Diagram







Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit
Load Supply Voltage	V _{BB}		35	V
Output Current	Iout		±1	А
Logic Input voltage	V _{IN}		-0.3 to 5.5	V
Logic Supply voltage	V _{DD}		-0.3 to 5.5	V
Motor Output Votage			-2.0 to 37	V
Sense Voltage	V _{SENSE}		-0.5 to 0.5	V
Reference Voltage	V _{REF}		5.5	V
Operating Ambient Temperature	T _A	Range S	-20 to 85	°C
Maximum Junction	T _J (max)		150	°C
Storage Temperature	T _{stg}		-55 to 150	°C

RECOMMENDED OPERATING CONDITIONS at Ta = 25°C

		Min	NOM	Max	Unit
Load Supply Voltage	VBB	8	-	35	V
Logic Supply voltage	VCC	3	-	5.5	V
Output Current	IOUT	0		1	A

RECOMMENDED SETTING:

- 1. ROSC: $t_{OFF} \cong R_{OSC}/825$, the unit of t_{OFF} is us you also can just connect the ROSC pin to GND, lead to the toff=30us.
- **2.** CP capacity: 0.1 uF/50 V
- **3.** VCP capacity: 0.1uF/50V
- 4. VREG capacity: 0.22uF/16V
- 5. VREF reference voltage, $0.8V 3V_{\circ}$
- 6. RSENSE register, according to VREF and target current, I_{Trip MAX}=VREF / (8×Rs) According to target current, choose the Rsense, make the value Vsense = Imax * Rsense between 0.35V to 0.45V. Then choose the Vref according Vref = 8 * Vsense.



$\Delta L CHARACTERISTICS¹ at Ta = 25°C Var = 35 V$

Parameter	Symbol	Conditions	Min	Typ ²	Max	Unit
Output Drivers			I	~ 1	1	1
Load Supply Voltage Range	V _{BB}	Operating	8	-	35	V
Logic Supply Voltage Range	V _{DD}	Operating	3.0	-	5.5	v
Output On Resistance	-	Source Driver, I _{OUT} =-0.8A		700	900	mΩ
	R _{DS(ON)}	Sink Driver, I _{OUT} =0.8A		700	900	mΩ
Body Diode Forward Voltage		Source Diode, I _F =-0.8A			1.2	V
	VF	Sink Diode, I _F =0.8A			1.2	V
Motor Supply Current		f _{PWM} <50kHz			4	mA
	I _{BB}	Operating, outputs disabled			2	mA
Logic Supply Current	_	fpwm<50kHz			8	mA
	I _{DD}	Operating, outputs disabled			5	mA
Control Logic						
Logic Input Voltage	V _{IN(1)}		V _{DD} *0.7			V
	V _{IN(0)}				V _{DD} *0.3	V
Logic Input Current	I _{IN(1)}	$V_{IN}\!\!=\!\!V_{DD}\!\!\times\!\!0.7$	-20	<1.0	20	uA
	I _{IN(0)}	$V_{IN} = V_{DD} \times 0.3$	-20	<1.0	20	uA
Microstep Select	R _{MS1}		-	100	-	kΩ
	R _{MS2}		-	50	-	kΩ
Logic Input Hysteresis	V _{HYS(IN)}	As a % of V_{DD}	5	11	19	%
Blank Time	t BLANK		0.7	1	1.3	us
Fixed Off-Time	tern	OSC=VDD or GND	20	30	40	us
	LOFF	$R_{OSC}=25k\Omega$	23	30	37	us
Reference Input Voltage Range	V _{REF}		0.5	-	4	V
Reference Input Current	I _{REF}		-3	0	3	uA
Current Trip-Level Error ³		V _{REF} =2V,%I _{TripMAX} =38.27%	-	-	±15	%
	errı	V _{REF} =2V,%I _{TripMAX} =70.71%	-	-	±5	%
		$V_{REF}\!\!=\!\!2V,\!\%I_{TripMAX}\!\!=\!\!100\%$	-	-	±5	%
Crossover Dead Time	t _{DT}		100	475	800	ns
Protection						
Overcurren Protection Threshold ⁴	I _{OCPST}		1.1	-	-	A
Thermal Shutdown Temperature	T _{TSD}		-	150	-	°C
Thermal Shutdown Hysteresis	T _{TSDHYS}		-	15	-	°C
VDD Undervoltage Lockout	Vdduvlo	V _{DD} rising	2.7	2.8	2.9	V
VDD Undervoltage Hysteresis	V _{DDUVLOHYS}		-	90	-	mV

1For input and output current specifications, negative current is defined as coming out of (sourcing) the specified device pin.

2Typical data are for initial design estimations only, and assume optimum manufacturing and application conditions. Performance may vary for individual units, within

the specified maximum and minimum limits.

3VERR = [(VREF/8) - VSENSE] / (VREF/8).

40vercurrent protection (OCP) is tested at $TA = 25^{\circ}C$ in a restricted range and guaranteed by characterization.



Timing Diagram:

 $(T_A = +25^{\circ}C, V_{DD} = 5 \text{ V}, \text{logic is } V_{DD} \text{ or GND})$



Time Duration	Symbol	Тур.	Unit
STEP minimum, HIGH pulse width	t _A	1	μs
STEP minimum, LOW pulse width	t _B	1	μs
Setup time, input change to STEP	tc	200	ns
Hold time, input change to STEP	t _D	200	ns

Figure 1. Logic Interface Timing Diagram

Table 1.	Microstep	Resolution	Truth Table	Э
----------	-----------	------------	-------------	---

MS1 MS2		Microstep Resolution	Excitation Mode	
L	L	Full Step	2 Phase	
Н	L	Half Step	1-2 Phase	
L	H	Quarter Step	W1-2 Phase	
Н	н	Eighth Step	2W1-2 Phase	





Figure 2. Missed steps in low-speed microstepping



Figure 3. Continuous stepping using automatically-selected mixed stepping (ROSC pin grounded)



Functional Description

Device Operation. The HR4985 is a complete microstepping motor driver with a built-in translator for easy operation with minimal control lines. It is designed to operate bipolar stepper motors in full, 1/2, 1/4, 1/8 step modes. The currents in each of the two output full-bridges and all of the N-channel DMOS FETs are regulated with fixed off-time PWM (pulse width modulated) control circuitry. At each step, the current for each full-bridge is set by the value of its external current-sense resistor (RS1 and RS2), a reference voltage (VREF), and the output voltage of its DAC (which in turn is controlled by the output of the translator).

At power-on or reset, the translator sets the DACs and the phase current polarity to the initial Home state (shown in Figures 9 through 13), and the current regulator to Mixed Decay Mode for both phases. When a step command signal occurs on the STEP input, the translator automatically sequences the DACs to the next level and current polarity. The microstep resolution is set by the combined effect of the MSx inputs, as shown in Table 1.

When stepping, if the new output levels of the DACs are lower than their previous output levels, then the decay mode for the active full-bridge is set to Mixed. If the new output levels of the DACs are higher than or equal to their previous levels, then the decay mode for the active full-bridge is set to Slow. This automatic current decay selection improves microstepping performance by reducing the distortion of the current waveform that results from the back EMF of the motor.

Microstep Select (MSx). The microstep resolution is set by the voltage on logic inputs MSx, as shown in Table 1. The MS1 pin has a 100 k Ω pull-down resistance, the MS2 pin is 50 k Ω . When changing the step mode the change does not take effect until the next STEP rising edge.

If the step mode is changed without a translator reset, and absolute position must be maintained, it is important to change the step mode at a step position that is common to both step modes in order to avoid missing steps. When the device is powered down, or reset due to TSD or an over current event the translator is set to the home position which is by default common to all step modes. **Mixed Decay Operation.** The bridge operates in Mixed decay mode, at power-on and reset, and during normal running according to the ROSC configuration and the step sequence, as shown in Figures 9 through 13. During Mixed decay, when the trip point is reached, the HR4985 initially goes into a fast decay mode for 31.25% of the off-time, toFF. A fter that, it switches to Slow decay mode for the remainder of toFF. A timing diagram for this feature appears on figure 7.

Typically, mixed decay is only necessary when the current in the winding is going from a higher value to a lower value as determined by the state of the translator. For most loads automatically-selected mixed decay is convenient because it minimizes ripple when the current is rising and prevents missed steps when the current is falling. For some applications where microstepping at very low speeds is necessary, the lack of back EMF in the winding causes the current to increase in the load quickly, resulting in missed steps. This is shown in Figure 2. By pulling the ROSC pin to ground, mixed decay is set to be active 100% of the time, for both rising and falling currents, and prevents missed steps as shown in Figure 3. If this is not an issue, it is recommended that automatically-selected mixed decay be used, because it will produce reduced ripple currents. Refer to the Fixed Off-Time section for details.

Low Current Microstepping. Intended for applications where the minimum on-time prevents the output current from regulating to the programmed current level at low current steps. To prevent this, the device can be set to operate in Mixed decay mode on both rising and falling portions of the current waveform. This feature is implemented by shorting the ROSC pin to ground. In this state, the off-time is internally set to 30 µs.

Reset Input (RESET). The RESET input sets the translator to a predefined Home state (shown in Figures 9 through 13), and turns off all of the FET outputs. All STEP inputs are ignored until the RESET input is set to high.

Step Input (STEP). A low-to-high transition on the STEP input sequences the translator and advances the motor one increment. The translator controls the input to the DACs and the direction of current flow in each winding. The size of the increment is determined by the combined state of the MSx inputs.



Direction Input (DIR). This determines the direction of rotation of the motor. Changes to this input do not take effect until the next STEP rising edge.

Internal PWM Current Control. Each full-bridge is controlled by a fixed off-time PWM current control circuit that limits the load current to a desired value, ITRIP . Initially, a diagonal pair of source and sink FET outputs are enabled and current flows through the motor winding and the current sense resistor, RSx. When the voltage across RSx equals the DAC output voltage, the current sense comparator resets the PWM latch. The latch then turns off the appropriate source driver and initiates a fixed off time decay mode

The maximum value of current limiting is set by the selection of RS*x* and the voltage at the VREF pin. The transconductance function is approximated by the maximum value of current limiting, IT_{ripMAX} (A), which is set by

 $I_{TripMAX} = V_{REF} / (8 \times Rs)$

where RS is the resistance of the sense resistor (Ω) and VREF is the input voltage on the REF pin (V).

The DAC output reduces the VREF output to the current sense comparator in precise steps, such that

Itrip = (% $I_{TripMAX} / 100$) × ITripMAX

(See Table 2 for %ITripMAX at each step.)

It is critical that the maximum rating (0.5 V) on the SENSE1 and SENSE2 pins is not exceeded.

Fixed Off-Time. The internal PWM current control circuitry uses a one-shot circuit to control the duration of time that the DMOS FETs remain off. The off-time, toFF, is determined by the ROSC terminal. ROSC terminal has three settings:

 ROSC tied to VDD — off-time internally set to 30 µs, decay mode is automatic Mixed decay except when in full step where decay mode is set to Slow decay.

• ROSC tied directly to ground — off-time internally set to 30 μ s, current decay is set to Mixed decay for both increasing and decreasing currents for all step modes.

• ROSC through a resistor to ground — off-time is determined by the following formula, the decay mode is automatic Mixed decay for all step modes except full step whic is set to slow decay.

$t_{\text{OFF}}\approx ROSC/825$

Where toFF is in µs.

Blanking. This function blanks the output of the current sense comparators when the outputs are switched by the internal current control circuitry. The comparator outputs are blanked to prevent false overcurrent detection due to reverse recovery currents of the clamp diodes, and switching transients related to the capacitance of the load. The blank time, tBLANK (µs), is approximately

$t_{\text{blank}} \approx 1 \ \mu s$

Shorted-Load and Short-to-Ground

Protection. If the motor leads are shorted together, or if one of the leads is shorted to ground, the driver will protect itself by sensing the overcurrent event and disabling the driver that is shorted, protecting the device from damage. In the case of a short-to-ground, the device will remain disabled (latched) until the SLEEP input goes high or VDD power is removed. A short-to-ground overcurrent event is shown in Figure 4. When the two outputs are shorted together, the current path is through the sense resistor. After the blanking time ($\approx 1 \mu s$) expires, the sense resistor voltage is exceeding its trip value, due to the overcurrent condition that exists. This causes the driver to go into a fixed off-time cycle. After the fixed off-time expires the driver turns on again and the process repeats. In this condition the driver is completely protected against overcurrent events, but the short is repetitive with a period equal to the fixed off-time of the driver. This condition is shown in Figure 5.

During a shorted load event it is normal to observe both a positive and negative current spike as shown in Figure 3, due to the direction change implemented by the Mixed decay feature. This is shown in Figure 6. In both instances the overcurrent circuitry is protecting the driver and prevents damage to the device.

Charge Pump (CP1 and CP2). The charge pump is used to generate a gate supply greater than that of VBB for driving the source-side FET gates. A 0.1 μ F ceramic capacitor, should be connected between CP1 and CP2. In addition, a 0.1 μ F ceramic capacitor is required between VCP and VBB, to act as a reservoir for operating the high-side FET gates.

Capacitor values should be Class 2 dielectric $\pm 15\%$ maximum, or tolerance R, according to EIA (Electronic Industries Alliance) specifications.





Figure 4. Short-to-ground event



Figure 5. Shorted load (OUTxA \rightarrow OUTxB) in Slow decay mode



Figure 6. Shorted load (OUTxA \rightarrow OUTxB) in Mixed decay mode

VREG(VREG). This internally-generated voltage is used to operate the sink-side FET outputs. The nominal output voltage of the VREG terminal is 5.5 V. The VREG pin must be decoupled with a 0.22 μ F ceramic capacitor to ground. VREG is internally monitored. In the case of a fault condition, the FET outputs of the HR4985 are disabled.

Capacitor values should be Class 2 dielectric ±15% maximum, or tolerance R, according to EIA (Electronic Industries Alliance) specifications.

Enable Input (ENABLE). This input turns on or off all of the FET outputs. When set to a logic high, the outputs are disabled. When set to a logic low, the internal control enables the outputs as required. The translator inputs STEP, DIR, and MSx, as well as the internal sequencing logic, all remain active, independent of the ENABLE input state.

Shutdown. In the event of a fault, overtemperature (excess TJ) or an undervoltage (on VCP), the FET outputs of the HR4985 are disabled until the fault condition is removed. At power-on, the UVLO (undervoltage lockout) circuit disables the FET outputs and resets the translator to the Home state.

Sleep Mode (SLEEP). To minimize power consumption when the motor is not in use, this input disables much of the internal circuitry including the output FETs, current regulator, and charge pump. A logic low on the SLEEP pin puts the HR4985 into Sleep mode. A logic high allows normal operation, as well as start-up (at which time the HR4985 drives the motor to the Home microstep position). When emerging from Sleep mode, in order to allow the charge pump to stabilize, provide a delay of 1 ms before issuing a Step command.

Synchronous Rectification. When a PWM-off cycle is triggered by an internal fixed-off time cycle, load current recirculates according to the decay mode selected by the control logic. This synchronous rectification feature turns on the appropriate FETs during current decay, and effectively shorts out the body diodes with the low FET RDS(ON). This reduces power dissipation significantly, and can eliminate the need for external Schottky diodes in many applications. Synchronous rectification turns off when the load current approaches zero (0 A), preventing reversal of the load current.







Symbol	Characteristic				
t _{off}	Device fixed off-time				
IPEAK	Maximum output current				
t _{SD}	Slow decay interval				
t _{FD}	Fast decay interval				
I _{OUT}	Device output current				

Figure 7: Current Decay Modes Timing Chart



Application Layout

Layout. The printed circuit board should use a heavy groundplane. For optimum electrical and thermal performance, the HR4985 must be soldered directly onto the board. Pins 3 and 18 are internally fused, which provides a path for enhanced thermal dissipation. Theses pins should be soldered directly to an exposed surface on the PCB that connects to thermal vias are used to transfer heat to other layers of the PCB.

In order to minimize the effects of ground bounce and offset issues, it is important to have a low impedance single-point ground, known as a *star ground*, located very close to the device. By making the connection between the pad and the ground plane directly under the HR4988, that area becomes an ideal location for a star ground point. A low impedance ground will prevent ground bounce during high current operation and ensure that the supply voltage remains stable at the input terminal.

The two input capacitors should be placed in parallel, and as close to the device supply pins as possible. The ceramic capacitor (CIN1) should be closer to the pins than the bulk capacitor (CIN2). This is necessary because the ceramic capacitor will be responsible for delivering the high frequency current components. The sense resistors, RSx , should have a very low impedance path to ground, because they must carry a large current while supporting very accurate voltage measurements by the current sense comparators. Long ground traces will cause additional voltage drops, adversely affecting the ability of the comparators to accurately measure the current in the windings. The SENSEx pins have very short traces to the RSx resistors and very thick, low impedance traces directly to the star ground underneath the device. If possible, there should be no other components on the sense circuits.







Pin Circuit Diagrams







Figure 11: Decay Modes for Quarter-Step Increments









Table 2. Step Sequencing Settings

Home microstep position at Step Angle 45°; DIR = H

Full Step #	Half Step #	1/4 Step #	1/8 Step #	Phase 1 Current [% ^I tripMax] (%)	Phase 2 Current ^{[% I} tripMax] (%)	Step Angle (°)
	1	1	1	100.00	0.00	0.0
			2	98.08	19.51	11.3
		2	3	92.39	38.27	22.5
			4	83.15	55.56	33.8
1	2	3	5	70.71	70.71	45.0
			6	55.56	83.15	56.3
		4	7	38.27	92.39	67.5
2			8	19.51	98.08	78.8
	3	5	9	0.00	100.00	90.0
			10	-19.51	98.08	101.3
- í		6	11	-38.27	92.39	112.5
			12	-55.56	83.15	123.8
2	4	7	13	-70.71	70.71	135.0
			14	-83.15	55.56	146.3
		8	15	-92.39	38.27	157.5
			16	-98.08	19.51	168.8
	5	9	17	-100.00	0.00	180.0
			18	-98.08	-19.51	191.3
		10	19	-92.39	-38.27	202.5
			20	-83.15	-55.56	213.8
3	6	11	21	-70.71	-70.71	225.0
	-		22	-55.56	-83.15	236.3
1		12	23	-38.27	-92.39	247.5
3			24	-19.51	-98.08	258.8
	7	13	25	0.00	-100.00	270.0
			26	19.51	-98.08	281.3
		14	27	38.27	-92.39	292.5
			28	55.56	-83.15	303.8
4	8	15	29	70.71	-70.71	315.0
			30	83.15	-55.56	326.3
		16	31	92.39	-38.27	337.5
			32	98.08	-19.51	348.8

Jiaxing Heroic Electronic Technology Co., Ltd.

E



Pin-out Diagrams



QFN24

Terminal List Table

Number	Pin Name	Pin Description
4	CP1	Charge pump capacitor terminal
5	CP2	Charge pump capacitor terminal
17	DIR	Logic Input
2	\ENABLE	Logic Input
3,16	GND	Ground
8	MS1	Logic Input
9	MS2	Logic Input
21	OUT1A	DMOS Full Bridge 1 Output A
18	OUT1B	DMOS Full Bridge 1 Output B
22	OUT2A	DMOS Full Bridge 2 Output A
1	OUT2B	DMOS Full Bridge 2 Output B
15	REF	Gm reference voltage input
10	\RESET	Logic input
11	ROSC	Sense resistor for bridge 2
20	SENSE1	VBB2, the load supply for bridge 2
23	SENSE2	Logic Input
12	\SLEEP	Logic Input
14	STEP	Logic Input
19	VBB1	Load supply
24	VBB2	Load supply
6	VCP	Reservoir capacitor terminal
13	VDD	Logic supply
7	VREG	Regulator decoupling terminal

*The GND pins must be tied together externally by connecting to the PAD ground plane under the device.



QFN24-4*4 with exposed thermal pad





Top Vlew



Bottom Vlew

Side View

Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min.	Max.	Min.	Max.	
A	0.700/0.800	0.800/0.900	0.028/0.031	0.031/0.035	
A1	0.000	0.050	0.000	0.002	
A3	0.203	REF.	0.008	REF.	
D	3.924	4.076	0.154	0.160	
E	3.924	4.076	0.154	0.160	
D1	2.600	2.800	0.102	0.110	
E1	2.600	2.800	0.102	0.110	
k	0.200	MIN.	300.0	BMIN.	
b	0.200	0.300	0.008	0.012	
е	0.500TYP.		0.020	TYP.	
L	0.324 0.476		0.013	0.019	

IMPORTANT NOTICE 注意

Jiaxing Heroic Electronic Technology Co., Ltd (HT) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any products or services without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. 嘉兴禾润电子科技有限公司(以下简称HT)保留对产品、服务、文档的任何修改、更正、提高、改善和其他改变,或停止提供任何产品和服务,并不提供任何通知的权利。客户在下单和生产前应确保所得到的信息是最新、最完整的。

HT assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using HT components.

HT对相关应用的说明和协助以及客户产品的板级设计不承担任何责任。

HT products are not authorized for use in safety-critical applications (such as life support devices or systems) where a failure of the HT product would reasonably be expected to affect the safety or effectiveness of that devices or systems.

HT的产品并未授权用于诸如生命维持设备等安全性极高的应用中。

The information included herein is believed to be accurate and reliable. However, HT assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

本文中的相关信息是精确和可靠的,但HT并不对其负责,也不对任何可能的专利和第三方权利的侵害负责。

Following are URLs and contacts where you can obtain information or supports on any HT products and application solutions: 下面是可以联系到我公司的相关联系方式:

嘉兴禾润电子科技有限公司

Jiaxing Heroic Electronic Technology Co., Ltd.

地址: 浙江省嘉兴市凌公塘路3339号JRC大厦A座三层
Add: A 3rd floor, JRC Building, No. 3339, LingGongTang Road, Jiaxing, Zhejiang Province
销售/Sales: 0573-82583866
支持/Support: 0573-82586151
传真/Fax: 0573-82585078
E-mail: sales@heroic.com.cn
网址/Website: www.heroic.com.cn